JPS6239820B2 - - Google Patents
Info
- Publication number
- JPS6239820B2 JPS6239820B2 JP55064310A JP6431080A JPS6239820B2 JP S6239820 B2 JPS6239820 B2 JP S6239820B2 JP 55064310 A JP55064310 A JP 55064310A JP 6431080 A JP6431080 A JP 6431080A JP S6239820 B2 JPS6239820 B2 JP S6239820B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- semiconductor element
- contact area
- contact
- alpha rays
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
- H01L23/556—Protection against radiation, e.g. light or electromagnetic waves against alpha rays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6431080A JPS56158467A (en) | 1980-05-12 | 1980-05-12 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6431080A JPS56158467A (en) | 1980-05-12 | 1980-05-12 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56158467A JPS56158467A (en) | 1981-12-07 |
JPS6239820B2 true JPS6239820B2 (en]) | 1987-08-25 |
Family
ID=13254530
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6431080A Granted JPS56158467A (en) | 1980-05-12 | 1980-05-12 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56158467A (en]) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5988864A (ja) * | 1982-11-12 | 1984-05-22 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US6682954B1 (en) | 1996-05-29 | 2004-01-27 | Micron Technology, Inc. | Method for employing piggyback multiple die #3 |
US6208018B1 (en) | 1997-05-29 | 2001-03-27 | Micron Technology, Inc. | Piggyback multiple dice assembly |
US6900528B2 (en) | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5845822B2 (ja) * | 1975-03-07 | 1983-10-12 | セイコーエプソン株式会社 | シユウセキカイロ |
JPS5339068A (en) * | 1976-09-22 | 1978-04-10 | Hitachi Ltd | Semiconductor device |
JPS6022498B2 (ja) * | 1976-11-22 | 1985-06-03 | 日本電気株式会社 | 半導体装置 |
JPS5552246A (en) * | 1978-10-13 | 1980-04-16 | Mitsubishi Electric Corp | Semiconductor device |
-
1980
- 1980-05-12 JP JP6431080A patent/JPS56158467A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56158467A (en) | 1981-12-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6043109A (en) | Method of fabricating wafer-level package | |
US6962829B2 (en) | Method of making near chip size integrated circuit package | |
US4541003A (en) | Semiconductor device including an alpha-particle shield | |
US6150193A (en) | RF shielded device | |
US6638792B2 (en) | Method for fabricating BOC semiconductor package | |
JP4068801B2 (ja) | 半導体装置 | |
JPS61248541A (ja) | 半導体装置 | |
JP2956786B2 (ja) | 合成ハイブリッド半導体ストラクチャ | |
EP0029858B1 (en) | Semiconductor device | |
JPS614250A (ja) | 半導体装置用パツケ−ジ | |
US7030489B2 (en) | Multi-chip module having bonding wires and method of fabricating the same | |
JPS5655067A (en) | Semiconductor integrated circuit device | |
JP3532693B2 (ja) | 半導体装置 | |
JPS6239820B2 (en]) | ||
KR950006970B1 (ko) | 반도체 장치 및 그 제조방법 | |
TWI708360B (zh) | 半導體裝置 | |
JPS5988864A (ja) | 半導体装置の製造方法 | |
JPS6220707B2 (en]) | ||
JPS58222546A (ja) | 半導体装置 | |
JP2863287B2 (ja) | 半導体装置のボンディングパッド電極の構造 | |
JP2841825B2 (ja) | 混成集積回路 | |
JPH10214933A (ja) | 半導体装置とその製造方法 | |
JPS5891646A (ja) | 半導体装置 | |
US20020053450A1 (en) | Wafer-level package | |
JP2843173B2 (ja) | 薄型半導体装置 |